# onsemi

# 8-Stage Shift/Store Register with Three-State Outputs

# MC14094B

The MC14094B combines an 8-stage shift register with a data latch for each stage and a 3-state output from each latch.

Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs. The  $Q_S$  output data is for use in high-speed cascaded systems. The  $Q_S$  output data is shifted on the following negative clock transition for use in low-speed cascaded systems.

Data from each stage of the shift register is latched on the negative transition of the strobe input. Data propagates through the latch while strobe is high.

Outputs of the eight data latches are controlled by 3-state buffers which are placed in the high-impedance state by a logic Low on Output Enable.

#### Features

- 3-State Outputs
- Capable of Driving Two Low–Power TTL Loads or One Low–Power Schottky TTL Load Over the Rated Temperature Range
- Input Diode Protection
- Data Latch
- Dual Outputs for Data Out on Both Positive and Negative Clock Transitions
- Useful for Serial-to-Parallel Data Conversion
- Pin-for-Pin Compatible with CD4094B
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
ΤL	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \le (V_{in} \text{ or } V_{out}) \le V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>). Unused outputs must be left open.






SOIC-16 D SUFFIX CASE 751B

WW, W

G or •

TSSOP-16 DT SUFFIX CASE 948F



ORDERING INFORMATION

= Work Week

= Pb-Free Indicator

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.

#### **PIN ASSIGNMENT**

STROBE	1•	16	
DATA [	2	15	
CLOCK [	3	14	] Q5
Q1 [	4	13	] Q6
Q2 [	5	12	] Q7
Q3 [	6	11	] Q8
Q4 [	7	10	] Q′s
V <sub>SS</sub> [	8	9	🛛 Q <sub>S</sub>

### TRUTH TABLE

	Output			Parallel Outputs		Serial C	Dutputs
Clock	Enable	Strobe	Data	Q1	Q <sub>N</sub>	Q <sub>S</sub> *	Q′s
7	0	Х	х	Z	Z	Q7	No Chg.
~	0	Х	х	Z	Z	No Chg.	Q7
7	1	0	х	No Chg.	No Chg.	Q7	No Chg.
7	1	1	0	0	Q <sub>N</sub> -1	Q7	No Chg.
7	1	1	1	1	Q <sub>N</sub> -1	Q7	No Chg.
$\sim$	1	1	1	No Chg.	No Chg.	No Chg.	Q7

Z = High Impedance X = Don't Care

\* At the positive clock edge, information in the 7th shift register stage is transferred to Q8 and  $\mathsf{Q}_S.$ 

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC14094BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14094BDR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14094BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
MC14094BDTR2G	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14094BDTR2G*	TSSOP-16 (Pb-Free)	2500 Units / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V <sub>SS</sub> )
----------------------------	---

				-55	õ°C		25°C		125	5°C	
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- -	0.05 0.05 0.05	Vdc
V <sub>in</sub> = 0 or V <sub>DD</sub>	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- -	4.95 9.95 14.95	5.0 10 15	- -	4.95 9.95 14.95	- - -	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$\begin{array}{l} (V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc}) \\ (V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc}) \\ (V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc}) \end{array}$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11	- - -	Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Source	I <sub>ОН</sub>	5.0 5.0 10 15	3.0 0.64 1.6 4.2	- - -	2.4 0.51 1.3 3.4	4.2 0.88 2.25 8.8	- - -	-1.7 -0.36 -0.9 -2.4	- - -	mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- -	0.51 1.3 3.4	0.88 2.25 8.8	- -	0.36 0.9 2.4	- - -	mAdc
Input Current		l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	-	-	-	5.0	7.5	_	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current (Notes 3 & 4) (Dynamic plus Quiescent, Per Package) (C <sub>L</sub> = 50 pF on all outputs, all buffers switching)		ΙŢ	5.0 10 15			I <sub>T</sub> = (	1.1 μΑ/kHz) f 14 μΑ/kHz) f 40 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc
3-State Output Leakage Cu	rrent	I <sub>TL</sub>	15	-	±0.1	_	±0.0001	±0.1	-	±3.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
The formulas given are for the typical characteristics only at 25°C.
To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 


where:  $I_T$  is in  $\mu A$  (per package),  $C_L$  in pF, V = ( $V_{DD} - V_{SS}$ ) in volts, f in kHz is input frequency, and k = 0.001.

# SWITCHING CHARACTERISTICS (Note 5) (CL = 50 pF, TA = $25^{\circ}$ C)


Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	<b>Typ</b> (Note 6)	Max	Unit
Output Rise and Fall Time	t <sub>TLH</sub> ,					ns
t <sub>TLH</sub> , t <sub>THL</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns	t <sub>THL</sub>	5.0	-	100	200	
$t_{TLH}, t_{THL} = (0.6 \text{ ns/pF}) C_L + 20 \text{ ns}$		10	-	50	100	
$t_{TLH}$ , $t_{THL} = (0.4 \text{ ns/pF}) C_L + 20 \text{ ns}$		15	-	40	80	
Propagation Delay Time (Figure 1) Clock to Serial out QS	t <sub>PLH</sub> , t <sub>PHL</sub>					ns
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 305 ns		5.0	-	350	600	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.36 ns/pF) C <sub>L</sub> + 107 ns		10	-	125	250	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.26 ns/pF) C L + 82 ns		15	-	95	190	
Clock to Serial out Q'S						
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 350 ns		5.0	-	230	460	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.36 ns/pF) C <sub>L</sub> + 149 ns		10	-	110	220	
$t_{PLH}$ , $t_{PHL}$ = (0.26 ns/pF) C <sub>L</sub> + 62 ns		15	-	75	150	
Clock to Parallel out						
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 375 ns		5.0	-	420	840	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.35 ns/pF) C <sub>L</sub> + 177 ns		10	-	195	390	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 122 ns		15	-	135	270	
Strobe to Parallel out						
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 245 ns		5.0	-	290	580	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.36 ns/pF) C L + 127 ns		10	-	145	290	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 87 ns		15	-	100	200	
Output Enable to Output						
t <sub>PHZ</sub> , t <sub>PZL</sub> = (0.90 ns/pF) C <sub>L</sub> + 95 ns	t <sub>PHZ</sub> ,	5.0	-	140	280	
t <sub>PHZ</sub> , t <sub>PZL</sub> = (0.36 ns/PF) C <sub>L</sub> + 57 ns	t <sub>PZL</sub>	10	-	75	150	
t <sub>PHZ</sub> , t <sub>PZL</sub> = (0.26 ns/pF) C <sub>L</sub> + 42 ns		15	-	55	110	
t <sub>PLZ</sub> , t <sub>PZH</sub> = (0.90 ns/pF) C <sub>L</sub> + 180 ns	t <sub>PLZ</sub> ,	5.0	-	225	450	
t <sub>PLZ</sub> , t <sub>PZH</sub> = (0.36 ns/pF) C <sub>L</sub> + 77 ns	t <sub>PZH</sub>	10	-	95	190	
t <sub>PLZ</sub> , t <sub>PZH</sub> = (0.26 ns/pF) C <sub>L</sub> + 57 ns		15	-	70	140	
Setup Time	t <sub>su</sub>	5.0	125	60	-	ns
Data in to Clock		10	55	30	-	
		15	35	20	-	
Hold Time	t <sub>h</sub>	5.0	0	- 40	-	ns
Clock to Data		10	20	- 10	-	
		15	20	0	-	
Clock Pulse Width, High	t <sub>WH</sub>	5.0	200	100	-	ns
		10	100 83	50 40	-	
Cleak Diag and Fall Time	+	15	83	40	-	
Clock Rise and Fall Time	t <sub>r(cl)</sub>	5 10	-	-	15 5.0	μs
	t <sub>f(cl)</sub>	15	_	-	5.0 4.0	
Clock Pulse Frequency	f <sub>cl</sub>	5.0	-	2.5	1.25	MHz
	01	10	-	5.0	2.5	
		15	-	6.0	3.0	
Strobe Pulse Width	t <sub>WL</sub>	5.0	200	100	-	ns
		10	80	40	-	
		15	70	35	-	

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


#### **3-STATE TEST CIRCUIT**







### DYNAMIC TIMING DIAGRAM








DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	SOIC-16		PAGE 1 OF 1				
ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding							

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.





DOCUMENT NUMBER:	98ASH70247A Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1				
ON Semiconductor and a are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries.							

ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>