
SCLS147E - DECEMBER 1982 - REVISED SEPTEMBER 2003


- Wide Operating Voltage Range of 2 V to 6 V
- High-Current 3-State Outputs Drive Bus Lines Directly or Up To 15 LSTTL Loads
- Low Power Consumption, 80-μA Max I<sub>CC</sub>

SN54HC573A . . . J OR W PACKAGE SN74HC573A . . . DB, DW, N, OR PW PACKAGE (TOP VIEW)



- Typical t<sub>pd</sub> = 21 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Bus-Structured Pinout

SN54HC573A . . . FK PACKAGE (TOP VIEW)



#### description/ordering information

These octal transparent D-type latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

#### **ORDERING INFORMATION**

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 25	SN74HC573AN	SN74HC573AN	
	COIC DW	Tube of 40	SN74HC573ADW	1105704	
4000 / 0500	SOIC – DW	Reel of 2500	SN74HC573ADWR	HC573A	
-40°C to 85°C	SSOP – DB	SSOP – DB Reel of 2000 SN74H0		HC573A	
	TOOOD DW	Reel of 2000	SN74HC573APWR	110570 4	
	TSSOP - PW	Reel of 250	SN74HC573APWT	HC573A	
	CDIP – J	Tube of 25	SNJ54HC573AJ	SNJ54HC573AJ	
–55°C to 125°C	CFP – W Tube of 150		SNJ54HC573AW	SNJ54HC573AW	
	LCCC – FK	Tube of 55	SNJ54HC573AFK	SNJ54HC573AFK	

<sup>†</sup>Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



processing does not necessarily include testing of all pa

SCLS147E - DECEMBER 1982 - REVISED SEPTEMBER 2003

#### description/ordering information (continued)


To ensure the high-impedance state during power up or power down,  $\overline{\sf OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

#### **FUNCTION TABLE** (each latch)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	$Q_0$
Н	X	Χ	Z

#### logic diagram (positive logic)



To Seven Other Channels

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub>		0.5 V to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see	ee Note 1)	±20 mA
Output clamp current, IOK (VO < 0 or VO > VCO	C) (see Note 1)	±20 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	- 	±35 mA
Continuous current through V <sub>CC</sub> or GND		±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2):	: DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	PW package	83°C/W
Storage temperature range, T <sub>stg</sub>		-65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - 2. The package thermal impedance is calculated in accordance with JESD 51-7.



SCLS147E - DECEMBER 1982 - REVISED SEPTEMBER 2003

#### recommended operating conditions (see Note 3)

			SN	54HC57	3A	SN	74HC573	3A	LINUT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		2	5	6	2	5	6	V
		V <sub>CC</sub> = 2 V	1.5			1.5			
VIH	VIH High-level input voltage	V <sub>CC</sub> = 4.5 V	3.15			3.15			V
		V <sub>CC</sub> = 6 V	4.2			4.2			
	V <sub>IL</sub> Low-level input voltage	V <sub>CC</sub> = 2 V			0.5			0.5	٧
VIL		V <sub>CC</sub> = 4.5 V			1.35			1.35	
		V <sub>CC</sub> = 6 V			1.8			1.8	
VI	Input voltage		0		VCC	0		VCC	V
VO	Output voltage		0		VCC	0		VCC	V
	t <sub>t</sub> Input transition (rise and fall) time	V <sub>CC</sub> = 2 V			1000			1000	
t <sub>t</sub>		V <sub>CC</sub> = 4.5 V			500			500	ns
		V <sub>CC</sub> = 6 V			400			400	
TA	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEGT COMPITIONS			T <sub>A</sub> = 25°C			SN54H	C573A	SN74HC573A					
PARAMETER	TEST CO	ONDITIONS	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT			
			2 V	1.9	1.998		1.9		1.9					
		$I_{OH} = -20  \mu A$	4.5 V	4.4	4.499		4.4		4.4					
Voн	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V			
		$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84					
		$I_{OH} = -7.8 \text{ mA}$	6 V	5.48	5.8		5.2		5.34					
	$V_I = V_{IH}$ or $V_{IL}$	I <sub>OL</sub> = 20 μA	2 V		0.002	0.1		0.1		0.1				
			4.5 V		0.001	0.1		0.1		0.1				
VOL			6 V		0.001	0.1		0.1		0.1	V			
		I <sub>OL</sub> = 6 mA	4.5 V		0.17	0.26		0.4		0.33				
						$I_{OL} = 7.8 \text{ mA}$	6 V		0.15	0.26		0.4		0.33
lį	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA			
loz	VO = VCC or 0	•	6 V		±0.01	±0.5		±10		±5	μΑ			
ICC	$V_I = V_{CC}$ or 0,	IO = 0	6 V			8		160		80	μΑ			
Ci			2 V to 6 V		3	10		10		10	pF			

### SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCLS147E - DECEMBER 1982 - REVISED SEPTEMBER 2003

## timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			T <sub>A</sub> = 2	25°C	SN54H	C573A	SN74H	C573A	
		VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
		2 V	80		120		100		
t <sub>w</sub>	t <sub>W</sub> Pulse duration, LE high	4.5 V	16		24		20		ns
		6 V	14		20		17		
		2 V	50		75		63		ns
t <sub>su</sub>	Setup time, data before LE↓	4.5 V	10		15		13		
		6 V	9		13		11		
		2 V	20		24		24		_
t <sub>h</sub> Hold time, data after LE↓	Hold time, data after LE↓	4.5 V	5		5		5		ns
		6 V	5		5		5		

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF (unless otherwise noted) (see Figure 1)

	FROM	то	l.,	T,	Δ = 25°C	;	SN54H	C573A	SN74HC573A		l	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		77	175		265		220		
	D	Q	4.5 V		26	35		53		44		
			6 V		23	30		45		38		
<sup>t</sup> pd			2 V		87	175		265		220	ns	
	LE	Any Q	4.5 V		27	35		53		44		
			6 V		23	30		45		38		
			2 V		68	150		225		190		
t <sub>en</sub>	ŌĒ	Any Q	Any Q	4.5 V		24	30		45		38	ns
			6 V		21	26		38		32		
			2 V		47	150		225		190		
<sup>t</sup> dis	ŌĒ	Any Q	4.5 V		23	30		45		38	ns	
				6 V		21	26		38		32	
			2 V		28	60		90		75		
t <sub>t</sub>		Any Q	4.5 V		8	12		18		15	ns	
			6 V		6	10		15		13		