

DM74LS390 Dual 4-Bit Decade Counter

General Description


Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The 'LS390 incorporates dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The 'LS390 has parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals.

Features

- Dual version of the popular 'LS90
- 'LS390 ... individual clocks for A and B flip-flops provide dual ÷ 2 and ÷ 5 counters
- Direct clear for each 4-bit counter
- Dual 4-bit version can significantly improve system densities by reducing counter package count by 50%
- Typicał maximum count frequency . . . 35 MHz
- Buffered outputs reduce possibility of collector commutation

Connection Diagram

Dual-In-Line Package



TL/F/6433-1
Order Number DM74LS390M or DM74LS390N
See NS Package Number M16A or N16E

Function Tables

BCD Count Sequence (Each Counter) (See Note A)

Count		Outputs					
	QD	QC	QB	QA			
0	L	L	Ļ	L			
1	L	L	L	Н			
2	L	L	Н	L			
	L	L	Н	Н			
4	L	Н	L	L			
5	L	Н	L	Н			
6	L	Н	Н	L			
7	L	Н	Н	Н			
8	Н	L	L	L			
9	Н	L	L	_ Н			

Bi-Quinary (5-2) (Each Counter) (See Note B)

Count	Outputs			
	QA	Q_{D}	Qc	QB
0	L	L	L	L
1	L	L	L	Н
2	L	L	Н	L
3	L	L	Н	Н
4	L	Н	L	L
5	Н	L	L	L
6	н	L	L	Н
7	Н	L	Н	L
8	Н	L	Н	Н
9	Н	Н	L	L

Note A: Output Q_A is connected to input B for BCD count. Note B: Output Q_D is connected to input A for Bi-quinary count.

Note C: H = High Level, L = Low Level.

Note: The "Absolute Maximum Ratings" are those values

beyond which the safety of the device cannot be guaran-

teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics"

table are not guaranteed at the absolute maximum ratings.

The "Recommended Operating Conditions" table will define

the conditions for actual device operation.

2

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V
Input Voltage
Clear 7V
A or B 5.5V

Operating Free Air Temperature Range

DM74LS Storage Temperature Range 0°C to +70°C

Storage Temperature Range -65°C to +150°C Recommended Operating Conditions

Symbol	Parameter			DM74LS390			
Symbol	T didiliote	Min	Nom	Max	Units		
Vcc	Supply Voltage		4.75	5	5.25	٧	
V _{IH}	High Level Input Voltage		2			٧	
V _{IL}	Low Level Input Voltage	Low Level Input Voltage			0.8	٧	
Юн	High Level Output Current	High Level Output Current			-0.4	mA	
loL	Low Level Output Current				8	mA	
fclk	Clock Frequency (Note 1)	A to Q _A	0		25	MHz	
		B to Q _B	0		20	141112	
fclk	Clock Frequency (Note 2)	A to Q _A	0		20	MHz	
		B to Q _B	0		15	1411 12	
t _W	Pulse Width (Note 1)	Α	20				
		В	25			ns	
	Clear High		20			1	
t _{REL}	Clear Release Time (Notes 3 & 4)		25 ↓			ns	
TA	Free Air Operating Temperatu	Free Air Operating Temperature			70	°C	

Note 1: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 2: $C_L = 50$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 3: The symbol (\downarrow) indicates the falling edge of the clear pulse is used for reference.

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units	
Vı	Input Clamp Voltage	$V_{CC} = Min, I_1 = -18 mA$				1.5	٧	
V _{OH}	High Level Output Voltage	V_{CC} = Min, I_{OH} = Max V_{IL} = Max, V_{IH} = Min		2.7	3.4		٧	
V _{OL} Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IL} = Max, V_{IH} = Min$			0.35	0.5		0.5	٧
		$I_{OL} = 4 \text{ mA, } V_{CC} = Min$			0.25	0.4		
I _I input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$	Clear			0.1			
	Input Voltage V _{CC} = Max	,	Α			0.2	mA	
	$V_i = 5.5V$	В			0.4			
I _{IH} High Level Input Current	High Level Input V _{CC} = Max	Clear			20			
	Current	$V_I = 2.7V$	Α			40	μΑ	
		В			80]		

Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) (Continued)

Symbol	Parameter	Conditions		Min	Typ (Note 1)	Max	Units
1 _{IL}	Low Level Input	$V_{CC} = Max, V_I = 0.4V$	Clear			-0.4	
	Current		Α	-		-1.6	mA
			В			-2.4	1
los	Short Circuit Output Current	V _{CC} = Max (Note 2)	DM74	-20		-100	mA
lcc	Supply Current	V _{CC} = Max (Note 3)	·		15	26	mA

Note 1: All typicals are at $V_{CC} = 5V$, $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 3: I_{CC} is measured with all outputs open, both CLEAR inputs grounded following momentary connection to 4.5 and all other inputs grounded.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol		From (Input) To (Output)	$R_L = 2 k\Omega$				
	Parameter		C _L = 15 pF		C _L = 50 pF		Units
			Min	Max	Min	Max	1
f _{MAX}	Maximum Clock	A to Q _A	25		20		MHz
 	Frequency	B to Q _B	20		15		MITZ
tpLH	Propagation Delay Time Low to High Level Output	A to Q _A		20		24	ns
^t PHL	Propagation Delay Time High to Low Level Output	A to Q _A		20		30	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	A to Q _C		60	***	81	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	A to Q _C		60		81	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _B	, -	21		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _B	<u> </u>	21		33	ns
[†] PLH	Propagation Delay Time Low to High Level Output	B to Q _C		39		51	ns
^t PHL	Propagation Delay Time High to Low Level Output	B to Q _C		39		54	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	B to Q _D		21		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	B to Q _D		21		33	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clear to Any Q		39		45	ns

TL/F/6433-2

INPUT B (4, 12) (6, 10) OUTPUT OCCLEAR (1, 15) OCCLEAR (2, 14) CLEAR (1, 15) OCCLEAR (1, 15) OCCLEAR (1, 15) OCCLEAR OCCLEA

This datasheet has been downloaded from:

www. Data sheet Catalog.com

Datasheets for electronic components.

National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor_relations/pr_09_23_2011_national_semiconductor.html

This file is the datasheet for the following electronic components:

DM74LS390M - http://www.ti.com/product/dm74ls390m?HQS=TI-null-null-dscatalog-df-pf-null-wwe

DM74LS390N - http://www.ti.com/product/dm74ls390n?HQS=TI-null-null-dscatalog-df-pf-null-wwe